Design and FPGA Implementation of 4×4 Vedic Multiplier using Different Architectures
- Version
- Download 45
- File Size 922.72 KB
- File Count 1
- Create Date 27 April 2024
- Last Updated 27 April 2024
Design and FPGA Implementation of 4x4 Vedic Multiplier
using Different Architectures
shyam sundhar1, K.akhil2, N.suresh3, T.sravan kumar 4, Mr. S. Rambabu5
1234IV B. Tech, ECE Department, Santhiram Engineering College.
5Assistant Professor, ECE Department, Santhiram Engineering College.
Abstract - The need of high speed multiplier is increasing as the need of high speed processors are increasing. A Multiplier is one of the key hardware blocks in most of the fast processing systems which is not only a high delay block but also a major source of power dissipation. A conventional processor requires substantially more hardware resources and processing time in the multiplication operation, rather than addition and subtraction. This Project describes about the design of 4-bit, 8-bit and 32-bit Vedic multiplier using ancient Vedic mathematics which helps in delay and power reduction. Simulation is done in Xilinx VIVADO software using VHDL and display on LCD. The results for Vedic multiplier using various architecture and their delay comparison are done.
Key Words: FPGA (Artix-7), adders, 4x4 Array Multiplier, Vedic Mathematics
Download
